I. INTRODUCTION
T HE exceptional carrier transport properties of III-V semiconductors combined with advancements in semiconductor fabrication technology have allowed for III-V devices with outstanding properties [1] - [5] . One particularly interesting material system is InAs, which shows great promise for highperformance low-power electronics [2] , [3] . To suppress short channel effects, a gate-all-around device geometry, realized around a thin nanowire channel, has been proposed due to the favorable electrostatics. However, at this point, it is not clear to what extent the scaling of the nanowire diameter will deteriorate the transport properties due to increased surface scattering and quantum confinement effects [6] - [8] . These effects would be particularly adverse in III-V semiconductors due to the low effective masses and the low density of states, factors which need to be compared to the advantage of the high injection velocities of III-V semiconductors [9] .
In this letter, we present the experimental results for a 15-nm-diameter InAs MOSFET, demonstrating that highperformance InAs nanowire devices may be achieved down to this diameter in spite of surface scattering and quantum confinement effects. We show excellent on and off characteristics, which were achieved by careful nanowire design and the introduction of an Al 2 O 3 /HfO 2 bilayer gate dielectric.
II. PROCESS TECHNOLOGY
Nanowires were grown by metal-organic vapor phase epitaxy at 420
• C from Au aerosols deposited onto an InAs (111)B wafer [10] . The precursors used were trimethylindium and arsine (AsH 3 ). To form doped source and drain segments (n-i-n), tetraethyltin and ditertiarybutylselenium were introduced in the beginning and the end of the growth, respectively. The Se doping gives a very low resistivity in InAs nanowires; however, Se has shown to suffer from a strong memory effect which limits its use to the final stage of the growth process. The doping resulted in hourglass-shaped nanowires, as shown in Fig. 1 . This geometry provides a low access resistance in the source and drain segments as well as allows us to identify the intrinsic segment. The increased diameter in the InAs:Sn and InAs:Se sections is attributed to preferential overgrowth due to the modified surface properties of the doped nanowire segments.
Transmission electron microscopy (TEM) characterization shows that the introduction of the Se precursor gives an abrupt change in the InAs crystal structure from pure wurtzite to twinned zinc blende (ZB). Fig. 1(d) shows a TEM image of such an i-n junction, where it is clearly seen that the diameter increases right at the onset of the change in crystal structure. The effect of the Se precursor to induce such an abrupt change in crystal structure has been reported in [10] , where it was also 0741-3106/$31.00 © 2012 IEEE found that the Se-rich ZB segments had resistivities down to 4 × 10 −3 Ω · cm. The lower n-i junction shows no change in crystal structure, and we here speculate that Sn incorporates primarily at the nanowire surface [11] and affects the nanowire surface properties such that a Se-rich InAs overgrowth is promoted during epitaxial growth.
Following the growth, the nanowires were transferred onto a prepatterned Si chip with 100 nm of thermally grown SiO 2 . Source and drain electrodes were defined by electron beam lithography (EBL) in polymethyl methacrylate (PMMA), followed by the thermal evaporation of Ni/Au. A window for the high-κ dielectric was defined by EBL, followed by an atomic layer deposition (ALD) of five cycles (0.5 nm) of Al 2 O 3 and 50 cycles (4.5 nm) of HfO 2 , both deposited at 100
• C. The thin Al 2 O 3 layer improves the InAs/high-κ interface and is more likely to reduce native oxides than pure HfO 2 [12] , [13] . Lastly, Ni and Au were used to form a top gate by similar means as for the source and drain electrodes. Fig. 1(b) shows the schematic of a completed device. The active area of the devices is fully encapsulated within a high-κ film and a top-gate metal overlapping both the source and drain electrodes. The devices were not annealed other than during the PMMA-baking (180
• C) and ALD (100 • C) stages of the processing. All measurements were carried out in a vacuum environment under dark conditions. Fig. 2(a) shows the electrical output characteristics of a 15-nm-diameter (±2 nm, measured by scanning electron microscopy (SEM) in the nominally intrinsic segment) InAs nanowire MOSFET. The nominal gate length, L G = 100 nm, is defined by the length of the intrinsic segment, while the source-drain contact separation is 285 nm. The transistors function as n-type MOSFET depletion-mode devices with an extracted threshold voltage (V T ) of −0.3 V [ Fig. 2(b) ]. The negative V T , extracted by a linear extrapolation from the maximum transconductance, points to some impurity incorporation also in the nominally undoped segment. At V G = 2 V and V D = 0.5 V, the nanowires carry 1.25 A/mm of current (normalized to the circumference = π · d nw ) or J e = 34 MA/cm 2 , which is comparable to modern HEMT devices, although HEMTs are operated at a lower gate overdrive [1] . The I DS −V DS characteristics are symmetric when interchanging the source/drain bias, indicating that the two contacts have similar resistances. The maximum voltage gain g m /g 0 = 50, which highlights the importance of the device geometry. The good output conductance characteristic is a result of the hourglass shape of the device, which reduces the series resistances due to the selective overgrowth of the InAs:Sn and InAs:Se n + regions. The stacking defects seen in Fig. 1(d) could be a problem; however, since we measure a low R ON = 5.3 kΩ, we believe that the stacking defects are not a major issue in the device. The on-resistance corresponds to 0.26 Ω · mm, which is again comparable to modern HEMTs, where R ON = 0.5 Ω · mm [1] . In order to estimate the source and drain resistances, the experimental data were compared to the simulated data of a 15-nm InAs nanowire MOSFET with 5 nm of HfO 2 operating at the ballistic limit [6] . To fit the low-bias data from the ballistic model to our experimental data, we added R S = R D = 1.6 kΩ to the model [the dotted traces in Fig. 2(a) ], giving a rough estimate of the extrinsic source and drain resistances.
III. RESULTS AND DISCUSSION
We extract a maximum normalized transconductance g m = 1.23 S/mm for V D = 0.5 V [ Fig. 2(d) ]. Comparing this to previous work on InAs nanowire MOSFETs, we note an improvement by a factor of two to ten [2] , [3] , [14] . We attribute this improvement in extrinsic transconductance to the reduced series resistance and the use of a bilayer high-κ process as well as to the further scaling of the gate-oxide thickness. Using the estimated source and drain resistance, we determined the intrinsic transconductance to be g mi = 1.3 S/mm [15] .
Using a nonparabolic model, the flat-band gate capacitance of a 15-nm InAs nanowire with 5 nm of HfO 2 was calculated, C g = 8.7 × 10 −3 F/m 2 [16] . This was used to estimate the extrinsic peak field-effect mobility in the linear region of the device (V D = 10 mV), L G = 100 nm, which was found to be μ e = 1510 cm 2 /V · s. The lower values presented here, compared to previous reports on similar devices [7] , [8] , [17] , could be explained by the extraction method. A nonparabolic model for a gate-all-around device was utilized as compared to a charge control model or a 2-D self-consistent Poisson/Schrödinger solver [7] , [17] . A nonparabolic model gives a larger gate capacitance, mainly in accumulation but also slightly higher at flat-band conditions, which in turn gives a lower mobility value. Moreover, the device could be quasiballistic, which would also yield an underestimation of the mobility [18] . The device metrics for a range of competing technologies are included in Table I . The device presented in this letter is comparable in performance to modern high-performance devices in other technologies.
IV. CONCLUSION
We have presented the experimental data for a 15-nm-diameter InAs nanowire MOSFET with I ON = 1.25 A/mm (J ON = 34 MA/cm 2 ) and an extrinsic transconductance g m = 1.23 S/mm, normalized to the circumference. We believe that the excellent on-performance has been a result of the combination of an optimized device structure and the introduction of an Al 2 O 3 /HfO 2 bilayer in the high-κ process. We have observed a very low on-resistance of 0.26 Ω · mm and also a subthreshold swing (SS) of 140 mV/decade at V D = 0.5 V (93 mV/decade at V D = 10 mV). The data also have shown an I ON /I OFF ratio of 10 4 and a DIBL of 60 mV/V. Our results have shown that the scaling of nanowire devices does not necessarily have to be limited by surface scattering and quantum confinement effects down to a 15-nm diameter.
